锁相环(2)

2019-03-28 21:11

??? _asm(nop); //BUS CLOCK=88M ??? _asm(nop);

??? while(!(CRGFLG_LOCK==1)); //when pll is steady ,then use it; ??? CLKSEL_PLLSEL =1; //engage PLL to system; ??? } ???

??? void SetBusCLK_96M(void) ??? {

??? CLKSEL=0X00; //disengage PLL to system ??? PLLCTL_PLLON=1; //turn on PLL ??? SYNR =0xc0 | 0x0b; ??? REFDV=0x80 | 0x01;

??? POSTDIV=0x00; //pllclock=2*osc*(1+SYNR)/(1+REFDV)=192MHz; ??? _asm(nop); //BUS CLOCK=96M ??? _asm(nop);

??? while(!(CRGFLG_LOCK==1)); //when pll is steady ,then use it; ??? CLKSEL_PLLSEL =1; //engage PLL to system; ??? } ???

??? void SetBusCLK_104M(void) ??? {

??? CLKSEL=0X00; //disengage PLL to system ??? PLLCTL_PLLON=1; //turn on PLL ??? SYNR =0xc0 | 0x0c; ??? REFDV=0x80 | 0x01;

??? POSTDIV=0x00; //pllclock=2*osc*(1+SYNR)/(1+REFDV)=208MHz; ??? _asm(nop); //BUS CLOCK=104M ??? _asm(nop);

??? while(!(CRGFLG_LOCK==1)); //when pll is steady ,then use it; ??? CLKSEL_PLLSEL =1; //engage PLL to system; ??? } ???

??? void SetBusCLK_120M(void) ??? {

??? CLKSEL=0X00; //disengage PLL to system ??? PLLCTL_PLLON=1; //turn on PLL ??? SYNR =0xc0 | 0x0d; ??? REFDV=0x80 | 0x01;

??? POSTDIV=0x00; //pllclock=2*osc*(1+SYNR)/(1+REFDV)=240MHz; ??? _asm(nop); //BUS CLOCK=120M ??? _asm(nop);

??? while(!(CRGFLG_LOCK==1)); //when pll is steady ,then use it; ??? CLKSEL_PLLSEL =1; //engage PLL to system; ??? }

???

??? void main(void) ??? { ???

??? EnableInterrupts; ???

??? for(;;) ??? {

??? _asm(nop); ??? } ??? }


锁相环(2).doc 将本文的Word文档下载到电脑 下载失败或者文档不完整,请联系客服人员解决!

下一篇:电脑主机板项目商业计划书

相关阅读
本类排行
× 注册会员免费下载(下载后可以自由复制和排版)

马上注册会员

注:下载文档有可能“只有目录或者内容不全”等情况,请下载之前注意辨别,如果您已付费且无法下载或内容有问题,请联系我们协助你处理。
微信: QQ: