EDA技术与VHDL(第2版)习题解答(5)

2019-08-31 21:12

等长的一维矢量;

(3)BOOLEAN类型; (4)BOOLEAN类型; 8-14 程序 :

LIBRARY IEEE ; USE ---- ;

USE IEEE.STD_LOGIC_ARITH.ALL ; PACKAGE STD_LOGIC_UNSIGNED IS FUNCTION “ + ” ( L : AGE ; R : INTEGER ) RETURN AGE ; END STD_LOGIC_UNSIGNED ;

LIBRARY IEEE ; USE ---- ;

USE IEEE.STD_LOGIC_ARITH.ALL ;

PACKAGE BODY STD_LOGIC_UNSIGNED IS FUNCTION “ + ” ( L : AGE ; R : INTEGER ; ) RETURN AGE IS

VARIABLE RESULT : INTEGER ; BEGIN

RESULT := CONV_INTEGER(L)+R ;

RETURN CONV_AGE(RESULT) ; END FUNCTION “ + ” ; ----

END STD_LOGIC_UNSIGNED ;

LIBRARY IEEE ; USE ---- ;

USE IEEE.STD_LOGIC_ARITH.ALL ; USE IEEE. STD_LOGIC_UNSIGNED.ALL ENTITY ---- IS PORT ( ---- ) ;

END ENTITY ---- ;

ARCHITECTURE ---- OF ---- IS SIGNAL a, c : AGE ; ---- BEGIN

c <= a + 20 ;

END ARCHITECTURE ---- OF ---- ; 8-15

第一种设计方案:

library ieee;

use ieee.std_logic_1164.all; use ieee.std_logic_arith.all; entity comp8 is

port (a,b: in integer range -127 to 127; d,e,f: out std_logic ); end comp8;

architecture behav1 of comp8 is begin

process (a,b) begin

d<=?0?;e<=?0?;f<=?0?; if (a=b) then d<=?1?; elsif (a>b) then e<=?1?; else f<=?1?; end if; end process; end architecture behav1;

第二种设计方案:

library ieee;

use ieee.std_logic_1164.all; use ieee.std_logic_arith.all; entity comp8 is

port (a,b: in signed(8 downto 0); d,e,f: out integer range 0 to 1); end comp8;

architecture behav2 of comp8 is begin

process (a,b)

variable c: signed(8 downto 0); begin

d<=0;e<=0;f<=0; c:=a-b;

if (c=0)then d<=1; elsif (c(8)='0') then e<=1; else f<=1; end if; end process; end architecture behav2;

问题:

1.任意一个二进制数都有符号位?


EDA技术与VHDL(第2版)习题解答(5).doc 将本文的Word文档下载到电脑 下载失败或者文档不完整,请联系客服人员解决!

下一篇:沛县10W扩建施工组织方案(加氯加矾)

相关阅读
本类排行
× 注册会员免费下载(下载后可以自由复制和排版)

马上注册会员

注:下载文档有可能“只有目录或者内容不全”等情况,请下载之前注意辨别,如果您已付费且无法下载或内容有问题,请联系我们协助你处理。
微信: QQ: