always @(FULLSPKS) begin : xhdl_5 reg COUNT2; COUNT2 = 1'b0; if (FULLSPKS == 1'b1) begin
COUNT2 = ~COUNT2; if (COUNT2 == 1'b1) begin
SPKS <= 1'b1 ; end else begin
SPKS <= 1'b0 ; end end end endmodule
2
3
verilog - hdl - 简易乐曲设计(3)
2019-06-17 18:01
verilog - hdl - 简易乐曲设计(3).doc
将本文的Word文档下载到电脑
下载失败或者文档不完整，请联系客服人员解决！