IntroductionSTM32FEBKxx1.Introduction
ThisdatasheetprovidestheSTM32FEBKxxperformancelineorderinginformationandmechanicaldevicecharacteristics.Forinformationonprogramming,erasingandprotectionoftheinternalFlashmemorypleaserefertotheSTM32F10xxxFlashprogrammingreferencemanual,pm0042,availablefromwww.st.com.ForinformationontheCortex-M3corepleaserefertotheCortex-M3TechnicalReferenceManual.2.Description
TheSTM32FEBKxxperformancelinefamilyincorporatesthehigh-performanceARMCortex-M332-bitRISCcoreoperatingata72MHzfrequency,high-speedembeddedmemories(Flashmemoryupto128KbytesandSRAMupto20Kbytes),andanextensiverangeofenhancedI/OsandperipheralsconnectedtotwoAPBbuses.Alldevicesoffertwo12-bitADCs,threegeneralpurpose16-bittimersplusonePWMtimer,aswellasstandardandadvancedcommunicationinterfaces:uptotwoI2CsandSPIs,threeUSARTs,anUSBandaCAN.TheSTM32FEBKxxperformancelinefamilyoperatesinthe-40to+105°Ctemperaturerange,froma2.0to3.6Vpowersupply.Acomprehensivesetofpower-savingmodeallowstodesignlow-powerapplications.ThecompleteSTM32FEBKxxperformancelinefamilyincludesdevicesin4differentpackagetypes:from48pinsto100pins.Dependingonthedevicechosen,differentsetsofperipheralsareincluded,thedescriptionbelowgivesanoverviewofthecompleterangeofperipheralsproposedinthisfamily.ThesefeaturesmaketheSTM32FEBKxxperformancelinemicrocontrollerfamilysuitableforawiderangeofapplications:?Motordriveandapplicationcontrol????MedicalandhandheldequipmentPCperipheralsgamingandGPSplatformsIndustrialapplications:PLC,inverters,printers,andscannersAlarmsystems,Videointercom,andHVACFigure1showsthegeneralblockdiagramofthedevicefamily.https://houcheng-power.taobao.com
6/67www.st.com
STM32FEBKxxDescription2.1DeviceoverviewTable2.PeripheralFlash-KbytesSRAM-KbytesTimersGeneralpurposeAdvancedControlSPICommunicationI2CUSARTUSBCAN1121132synchronizedNumberof210channels72MHz2.0to3.6V-40to+85°C/-40to+105°CLQFP48LQFP64LQFP100,BGA100Devicefeaturesandperipheralcounts(STM32FEBKxxperformanceline)STM32FEBKCx321021223111121164203STM32FEBKRx32102312231149216channels2231180642031128STM32FEBKVx6420128GPIOs12-bitADCchannelsCPUfrequencyOperatingvoltageOperatingtemperaturePackages7/67https://houcheng-power.taobao.comwww.st.comDescriptionSTM32FEBKxx2.2Overview
ARM?CortexTM-M3corewithembeddedFlashandSRAM
TheARMCortex-M3processoristhelatestgenerationofARMprocessorsforembeddedsystems.Ithasbeendevelopedtoprovidealow-costplatformthatmeetstheneedsofMCUimplementation,withareducedpincountandlow-powerconsumption,whiledeliveringoutstandingcomputationalperformanceandanadvancedsystemresponsetointerrupts.TheARMCortex-M332-bitRISCprocessorfeaturesexceptionalcode-efficiency,deliveringthehigh-performanceexpectedfromanARMcoreinthememorysizeusuallyassociatedwith8-and16-bitdevices.TheSTM32FEBKxxperformancelinefamilyhavinganembeddedARMcore,isthereforecompatiblewithallARMtoolsandsoftware.Figure1showsthegeneralblockdiagramofthedevicefamily.EmbeddedFlashmemory
?Upto128KbytesofembeddedFlashisavailableforstoringprogramsanddata.EmbeddedSRAM
Upto20KbytesofembeddedSRAMaccessed(read/write)atCPUclockspeedwith0waitstates.Nestedvectoredinterruptcontroller(NVIC)
TheSTM32FEBKxxperformancelineembedsaNestedVectoredInterruptControllerabletohandleupto43maskableinterruptchannels(notincludingthe16interruptlinesofCortex-M3)and16prioritylevels.?CloselycoupledNVICgiveslowlatencyinterruptprocessing???????InterruptentryvectortableaddresspasseddirectlytothecoreCloselycoupledNVICcoreinterfaceAllowsearlyprocessingofinterruptsProcessingoflatearrivinghigherpriorityinterruptsSupportfortail-chainingProcessorstateautomaticallysavedInterruptentryrestoredoninterruptexitwithnoinstructionoverheadThishardwareblockprovidesflexibleinterruptmanagementfeatureswithminimalinterruptlatency.Externalinterrupt/eventcontroller(EXTI)
Theexternalinterrupt/eventcontrollerconsistsof19edgedetectorslinesusedtogenerateinterrupt/eventrequests.Eachlinecanbeindependentlyconfiguredtoselectthetriggerevent(risingedge,fallingedge,both)andcanbemaskedindependently.Apendingregistermaintainsthestatusoftheinterruptrequests.TheEXTIcandetectexternallinewithpulsewidthlowerthantheInternalAPB2clockperiod.Upto80GPIOsareconnectedtothe16externalinterruptlines.8/67https://houcheng-power.taobao.comwww.st.comSTM32FEBKxxDescriptionClocksandstartup
Systemclockselectionisperformedonstartup,howevertheinternalRC8MHzoscillatorisselectedasdefaultCPUclockonreset.Anexternal4-16MHzclockcanbeselectedandismonitoredforfailure.Duringsuchascenario,itisdisabledandsoftwareinterruptmanagementfollows.Similarly,fullinterruptmanagementofthePLLclockentryisavailablewhennecessary(forexamplewithfailureofanindirectlyusedexternaloscillator).SeveralprescalersallowtheconfigurationoftheAHBfrequency,theHighSpeedAPB(APB2)andthelowSpeedAPB(APB1)domains.ThemaximumfrequencyoftheAHBandtheHighSpeedAPBdomainsis72MHz.ThemaximumallowedfrequencyoftheLowSpeedAPBdomainis36MHz.Bootmodes
Atstartup,bootpinsareusedtoselectoneofthreebootoptions:???BootfromUserFlashBootfromSystemMemoryBootfromSRAMThebootloaderislocatedinSystemMemory.ItisusedtoreprogramtheFlashmemorybyusingtheUSART.Powersupplyschemes
???VDD=2.0to3.6V:externalpowersupplyforI/Osandtheinternalregulator.ProvidedexternallythroughVDDpins.VSSA,VDDA=2.0to3.6V:externalanalogpowersuppliesforADC,Resetblocks,RCsandPLL.InVDDrange(ADCislimitedat2.4V).VBAT=1.8to3.6V:powersupplyforRTC,externalclock32kHzoscillatorandbackupregisters(throughpowerswitch)whenVDDisnotpresent.Powersupplysupervisor
ThedevicehasanintegratedPowerOnReset(POR)/PowerDownReset(PDR)circuitry.Itisalwaysactive,andensuresproperoperationstartingfrom/downto2V.ThedeviceremainsinresetmodewhenVDDisbelowaspecifiedthreshold,VPOR/PDR,withouttheneedforanexternalresetcircuit.Thedevicefeaturesanembeddedprogrammablevoltagedetector(PVD)thatmonitorstheVDDpowersupplyandcomparesittotheVPVDthreshold.AninterruptcanbegeneratedwhenVDDdropsbelowtheVPVDand/orwhenVDDishigherthantheVPVDthreshold.Theinterruptserviceroutinecanthengenerateawarningmessageand/orputtheMCUintoasafestate.ThePVDisenabledbysoftware.RefertoTable9:EmbeddedresetandpowercontrolblockcharacteristicsforthevaluesofVPOR/PDRandVPVD.https://houcheng-power.taobao.comwww.st.com9/67STM32FEBKxxDescriptionVoltageregulator
Theregulatorhasthreeoperationmodes:main(MR),lowpower(LPR)andpowerdown.???MRisusedinthenominalregulationmode(Run)LPRisusedintheStopmodes.PowerdownisusedinStandbyMode:theregulatoroutputisinhighimpedance:thekernelcircuitryispowered-down,inducingzeroconsumption(butthecontentsoftheregistersandSRAMarelost)Thisregulatorisalwaysenabledafterreset.ItisdisabledinStandbyMode,providinghighimpedanceoutput.Low-powermodes
TheSTM32FEBKxxperformancelinesupportsthreelow-powermodestoachievethebestcompromisebetweenlowpowerconsumption,shortstartuptimeandavailablewakeupsources:?SleepmodeInSleepmode,onlytheCPUisstopped.AllperipheralscontinuetooperateandcanwakeuptheCPUwhenaninterrupt/eventoccurs.?StopmodeStopmodeallowstoachievethelowestpowerconsumptionwhileretainingthecontentofSRAMandregisters.Allclocksinthe1.8Vdomainarestopped,thePLL,theHSIandtheHSERCoscillatorsaredisabled.Thevoltageregulatorcanalsobeputeitherinnormalorinlowpowermode.ThedevicecanbewokenupfromStopmodebyanyoftheEXTIline.TheEXTIlinesourcecanbeoneofthe16externallines,thePVDoutput,theRTCalarmortheUSBwakeup.?StandbymodeTheStandbymodeallowstoachievethelowestpowerconsumption.Theinternalvoltageregulatorisswitchedoffsothattheentire1.8Vdomainispoweredoff.ThePLL,theHSIandtheHSERCoscillatorsarealsoswitchedoff.AfterenteringStandbymode,SRAMandregisterscontentarelostexceptforregistersintheBackupdomainandStandbycircuitry.ThedeviceexitsStandbymodewhenanexternalreset(NRSTpin),aIWDGreset,arisingedgeontheWKUPpin,oranRTCalarmoccurs.Note:TheRTC,theIWDG,andthecorrespondingclocksourcesarenotstoppedbyenteringStoporStandbymode.DMA
Theflexible7-channelgeneral-purposeDMAisabletomanagememory-to-memory,peripheral-to-memoryandmemory-to-peripheraltransfers.TheDMAcontrollersupportscircularbuffermanagementavoidingthegenerationofinterruptswhenthecontrollerreachestheendofthebuffer.EachchannelisconnectedtodedicatedhardwareDMArequests,withsupportforsoftwaretriggeroneachchannel.Configurationismadebysoftwareandtransfersizesbetweensourceanddestinationareindependent.TheDMAcanbeusedwiththemainperipherals:SPI,I2C,USART,generalpurposeandadvancedcontroltimersTIMxandADC.10/67https://houcheng-power.taobao.comwww.st.com