LDPC<=DATAOUT(17)AND T4; LOAD<=DATAOUT(18); END PROCESS; END A;
13.11.6: 微地址转换器
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL; ENTITY F2 IS PORT(
D:IN STD_LOGIC_VECTOR(5 DOWNTO 0); UA5,UA4,UA3,UA2,UA1,UA0:OUT STD_LOGIC );
END F2;--微地址转换器 ARCHITECTURE A OF F2 IS BEGIN
UA5<=D(5); UA4<=D(4); UA3<=D(3); UA2<=D(2);
30
UA1<=D(1); UA0<=D(0); END A;
13.11.7: 指令代码转换器
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL; ENTITY F3 IS PORT(
D:IN STD_LOGIC_VECTOR(7 DOWNTO 0);
UA7,UA6,UA5,UA4,UA3,UA2,UA1,UA0:OUT STD_LOGIC );
END F3;--指令代码转换器，8位 ARCHITECTURE A OF F3 IS BEGIN
UA7<=D(7); UA6<=D(6); UA5<=D(5); UA4<=D(4); UA3<=D(3);
31
UA2<=D(2); UA1<=D(1); UA0<=D(0); END A;
32