FPGA实现双向IO口与时钟芯片的例子(14)

2021-04-05 06:42

begin isOut <= 1'b0; i <= i + 1'b1; end

18, 20, 22, 24, 26, 28, 30, 32 : if( Count1 == T0P5US ) i <= i + 1'b1;

else begin rSCLK <= 1'b1; end

19, 21, 23, 25, 27, 29, 31, 33 : if( Count1 == T0P5US ) begin i <= i + 1'b1; end

else begin rSCLK <= 1'b0; rData[ (i >> 1) - 9 ] <= SIO; end

34 :

begin rRST <= 1'b0; isOut <= 1'b1; i <= i + 1'b1; end

35 :

begin isDone <= 1'b1; i <= i + 1'b1; end

36 :

begin isDone <= 1'b0; i <= 6'd0; end

endcase

assign Read_Data = rData;

assign Done_Sig = isDone;

assign RST = rRST;

assign SCLK = rSCLK;

assign SIO = isOut ? rSIO : 1'bz;


FPGA实现双向IO口与时钟芯片的例子(14).doc 将本文的Word文档下载到电脑 下载失败或者文档不完整,请联系客服人员解决!

下一篇:翻译家严复

相关阅读
本类排行
× 注册会员免费下载(下载后可以自由复制和排版)

马上注册会员

注:下载文档有可能“只有目录或者内容不全”等情况,请下载之前注意辨别,如果您已付费且无法下载或内容有问题,请联系我们协助你处理。
微信: QQ: